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Abstract. System-in-Foil (SiF) is an emerging ﬁeld of large-
area polymer electronics that employs new materials such as
conductive polymers and electrophoretic micro-capsules (E-
Ink) along with ultra-thin and thus ﬂexible chips. In ﬂexible
displays, the integration of gate and source drivers onto the
ﬂexible part increases the yield and enhances the reliability
of the system.
In this work we propose a high-voltage Chipﬁlm™ lateral
diffused MOS transistor (LDMOS) structure on ultra-thin
single-crystalline silicon chips. The fabrication process is
compatible with CMOS standard processing. This LDMOS
structure proves to be well suited for providing adequately
large switching voltages in spite of the thin (<10µm) sub-
strate. A breakdown voltage of more than 100volts with
drain-to-source saturation current Ids(sat)≈85µA/µm for N-
LDMOS and Ids(sat)≈20µA/µm for P-LDMOS is predicted
through process and device simulations.
1 Introduction
Presently, the primary focus of electronic display industry is
the large-area polymer electronics. This ﬁeld employs new
materials and techniques to build thin, bendable and high-
resolution displays (Allen, 2005). The implementation of
ultra-thin and thus ﬂexible driver chips allows for improve-
ments since such chips can be placed onto the ﬂexible parts
of the display, thus shortening the wiring length, and paving
the way to larger ﬂexible displays in the future.
A typical ﬂexible display consists of a ﬂexible substrate,
an active matrix backplane, a layer with electrophoretic
micro-capsules, andatransparentelectrode. Intheactivema-
trix backplane an array of thin-ﬁlm transistors (TFT) is used
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to provide the required voltage across each electrophoretic
micro-capsule, according to an input address signal. In con-
trast to Si-bulk transistors, these TFT transistors require gate
and drain voltages up to few tens of volts (Bai et al., 2007).
In order to drive these thin-ﬁlm transistors, source and gate
drivercircuits arerequired. Thesedriver circuits aretypically
placed on the rigid part of the display near the edge, con-
necting to the TFT matrix through tape automated bonding
(TAB). The drawback of this placement is that it increases
the physical size and weight of the product. Moreover, the
systemalso becomes unreliableespeciallyin ruggedenviron-
ment. The integration of source and gate driver circuits onto
the ﬂexible part will reduce the length of the interconnects,
as mentioned above.
Integration of organic, a-Si or poly-Si based transistors on
ﬂexible substrates can be achieved through large-area fab-
rication processes (Bock, 2005; Troccoli et al., 2006). An
integrated source and gate driver chip using a-Si transistors
has already been reported in Venugopal and Allee (2007).
The low mobility of carriers in organic/a-Si/poly-Si based
transistors, however, makes them unsuitable for high per-
formance systems. Crystalline silicon transistors are better
suited for efﬁcient systems but the high processing tempera-
tures required for their fabrication prevent from direct fabri-
cation on ﬂexible substrates. A solution comes from transfer-
ring pre-fabricated thin-ﬁlm single-crystal silicon transistors
onto ﬂexible substrates (Li et al., 2006). Good resistance to
fatigue and mechanical ﬂexibility of pre-fabricated single-
crystalline silicon MOSFETs on organic substrates has been
reported in Li et al. (2006). But, most of the research work
has focused on low-voltage single-crystal MOSFETs. The
design of a thin-ﬁlm high-voltage MOS (HVMOS) structure
in single-crystalline silicon for ﬂexible applications has not
seen much attention yet due to unavailability of a suitable
thin-chip technology.
The conventional scheme of a HVMOS is the lateral dif-
fused MOS (LDMOS) transistor structure. This structure
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The high-voltage thin-film LDMOS structure is developed and simulated by using the 
process  simulator  Athena  from  Silvaco.  The  cross-sectional  views  of  high-voltage 
NMOS  and  PMOS  transistors  are  shown  in  Fig.  1a  and  1b.  The  conceptional 
structure of the device is identical to the conventional lateral diffused MOS (LDMOS) 
transistor having a RESURF structure and a drain field-plate. The drain field-plate 
helps in increasing the breakdown voltage limit and in reducing Ron. Both NMOS and 
PMOS transistors have identical effective channel length ≈ 3.5  m and drift region              
length ≈ 15  m. However, the drift region depth in PMOS is about 0.6  m whereas in 
NMOS  it  is  about  2.0   m.  The  well  depth  is  almost  3.0   m.  In  this  structure  an 
optimised  length  of  5   m  for  both  drain  field  plate  and  gate  field  plate  is  used. 
Thickness of the gate oxide is 25 nm. The field oxide thicknesses under the gate 
field-plate and drain field plate are 0.8  m and 1.5  m, respectively. 
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Figure 1  Cross-sectional view of high-voltage Chipfilm
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Fig. 1. Cross-sectional view of high-voltage Chipﬁlm™ LDMOS
transistors.
makes use of a drift region and a deep well to withstand
high voltages (Sigg et al., 1972). RESURF technique
(Ludikhuize, 2000) further enhances the efﬁciency of the de-
vice by increasing the breakdown voltage level. Other ap-
proaches could also be used for increasing the breakdown
voltage and reduce the on-resistance Ron, such as double
RESURF technique by using internal ﬁeld rings, buried lay-
ers, triple well architecture and super-junction LDMOS tran-
sistors (Hossain et al., 2002; Nezar and Salama, 1991; Liaw
et al., 2007; Puchner et al., 2007; Park and Salama, 2006).
In literature, one can also ﬁnd thin-ﬁlm single-crystal silicon
LDMOS structures but they use either Silicon on Insulator
(SOI) (Akarvardar et al., 2007; Luo et al., 2003; Bawedin et
al., 2004) or Silicon on Sapphire (SOS) (Roig et al., 2004)
technologies.
In this paper, we propose a single-crystalline silicon based
LDMOS transistor structure for ﬂexible displays, built on a
thin silicon chip with a breakdown voltage limit of more than
100volts. The process steps are compatible with a CMOS
standard process ﬂow. We use the device in a high-voltage
switch circuit for integrated source/data drivers and discuss
the issue of efﬁciency enhancement.
2 Device structure and fabrication
A SiF requires ultra-thin chips. A chip thinner than 20µm
has excellent ﬂexibility and stability. The minimum bending
radius, which is limited by the maximum strain of silicon, re-
duces toward smaller chip thickness. Thin chips result from
post-process back-grinding of conventional CMOS wafers to
the desired thickness. At thickness levels of a few tens of mi-
crons, post-process grinding is known to produce defects that
propagate to the active regions at the chip surface. Also, the
mechanical stability of back-grinded thin chips may be de-
graded by defect. The recently introduced Chipﬁlm™ tech-
nology circumvents these issues by pre-processing a wafer
with buried cavities, which a piori deﬁne the chip thickness,
prior to CMOS integration (Zimmermann et al., 2006). The
Chipﬁlm™ process results in a p+ backside layer having
1µm–1.5µm thickness, upon which the device structures
can be fabricated. This is in contrast to thin-ﬁlm SOI transis-
tors where the device is fabricated on an insulator. A draw-
back of this p+ layer is the out-diffusion into the epitaxial
layer grown above. This out-diffusion takes place during the
high temperature process steps e.g. well drive-in and ﬁeld-
oxide growth. The more the out-diffusion approaches the
well-substrate junction the more the breakdown voltage limit
is decreased. Therefore, the fabrication steps should be tai-
lored for minimum thermal budget in order to minimize out-
diffusion from p+ layer.
The high-voltage thin-ﬁlm LDMOS structure is developed
and simulated by using the process simulator Athena from
Silvaco. The cross-sectional views of high-voltage NMOS
and PMOS transistors are shown in Fig. 1a and 1b. The
conceptional structure of the device is identical to the con-
ventional lateral diffused MOS (LDMOS) transistor having
a RESURF structure and a drain ﬁeld-plate. The drain ﬁeld-
plate helps in increasing the breakdown voltage limit and
in reducing Ron. Both NMOS and PMOS transistors have
identical effective channel length ≈3.5µm and drift region
length ≈15µm. However, the drift region depth in PMOS
is about 0.6µm whereas in NMOS it is about 2.0µm. The
well depth is almost 3.0µm. In this structure an optimised
length of 5µm for both drain ﬁeld plate and gate ﬁeld plate
is used. Thickness of the gate oxide is 25nm. The ﬁeld oxide
thicknesses under the gate ﬁeld-plate and drain ﬁeld plate are
0.8µm and 1.5µm, respectively.
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The fabrication process starts by growing a 7  m thick p-type epitaxial layer over the 
p
+ layer. The epitaxial layer is grown in two steps, i.e. growth of a 5  m thick epitaxial 
layer followed by a well implant and further growth of a 2  m thick epitaxial layer, 
again followed by the same well implant. After well implantation, a drive-in step is 
done at 1150 
oC to attain a well depth of approximately 3  m. Then, the drift-region 
implantation is performed followed by the field-oxide growth. The field-oxide growth 
step is done by etching trenches into silicon, growing a relatively thin field-oxide (~ 
100 nm) layer and then filling the trenches by depositing an oxide layer. The purpose 
of splitting the epitaxial growth into two parts and applying a trench formation for field-
oxide is to reduce the overall thermal budget. The remaining process steps of gate-
oxide growth, poly-gate deposition, source/drain region implant and metallization are 
very similar to the conventional CMOS process flow.  
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Figure 2  Device characteristics of high-voltage Chipfilm
TM N-LDMOS. 
 
The current-voltage characteristics of the devices are obtained by using the device 
simulator Atlas from Silvaco. In Fig. 2a and 2b the input and output characteristics of 
high-voltage Chipfilm
TM N-LDMOS are shown. Fig. 3a and 3b show the input and 
output characteristic of a high-voltage Chipfilm
TM P-LDMOS.  
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Fig. 2. Device characteristics of high-voltage Chipﬁlm™
N-LDMOS.
The fabrication process starts by growing a 7µm thick p-
type epitaxial layer over the p+ layer. The epitaxial layer
is grown in two steps, i.e. growth of a 5µm thick epitax-
ial layer followed by a well implant and further growth of a
2µm thick epitaxial layer, again followed by the same well
implant. After well implantation, a drive-in step is done at
1150◦C to attain a well depth of approximately 3µm. Then,
the drift-region implantation is performed followed by the
ﬁeld-oxide growth. The ﬁeld-oxide growth step is done by
etching trenches into silicon, growing a relatively thin ﬁeld-
oxide (∼100nm) layer and then ﬁlling the trenches by de-
positing an oxide layer. The purpose of splitting the epitaxial
growth into two parts and applying a trench formation for
ﬁeld-oxide is to reduce the overall thermal budget. The re-
maining process steps of gate-oxide growth, poly-gate depo-
sition, source/drain region implant and metallization are very
similar to the conventional CMOS process ﬂow.
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Figure 3  Device characteristics of high-voltage Chipfilm
TM N-LDMOS. 
 
From Fig. 2a and 3a one can notice that P-LDMOS has a higher threshold voltage of 
about 1.2 volts compared to 0.6 volts for the N-LDMOS. This variation comes from 
the difference in doping density in the P-LDMOS channel (~ 10
16 cm
–3) compared 
with that in the N-LDMOS channel (~ 10
15 cm
–3). In Fig. 2b a quasi-saturation state 
appears between linear and saturation region. It is represented by a relatively straight 
line instead of a sharp edge during the transition from linear to saturation state. The 
quasi-saturation  state  appears  because  of  velocity  saturation.  By  changing  drift-
region doping density and threshold adjustment implant this effect can be eliminated. 
 
The electrical characteristics have shown that the proposed high-voltage Chipfilm
TM 
LDMOS can provide sufficiently large switching voltages. Hence it can fairly well work 
as a high-voltage switch for the integrated source/data drivers of flexible displays. 
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Fig. 3. Device characteristics of high-voltage Chipﬁlm™
N-LDMOS.
The current-voltage characteristics of the devices are ob-
tained by using the device simulator Atlas from Silvaco. In
Fig. 2a and 2b the input and output characteristics of high-
voltage Chipﬁlm™ N-LDMOS are shown. Figure 3a and
3b show the input and output characteristic of a high-voltage
Chipﬁlm™ P-LDMOS.
From Figs. 2a and 3a one can notice that P-LDMOS
has a higher threshold voltage of about 1.2volts compared
to 0.6volts for the N-LDMOS. This variation comes from
the difference in doping density in the P-LDMOS channel
(∼1016 cm−3) compared with that in the N-LDMOS chan-
nel (∼1015 cm−3). In Fig. 2b a quasi-saturation state appears
between linear and saturation region. It is represented by a
relatively straight line instead of a sharp edge during the tran-
sition from linear to saturation state. The quasi-saturation
state appears because of velocity saturation. By changing
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 3.  High-voltage  switch  for  source/data  drivers  –  A  complementary 
arrangement  of  MOS  transistors  is  often  used  in  the  output  stage  of  switching 
circuits. In high-voltage switches a level-shifter is required between the low-voltage 
input signal and the gate terminals of HVMOS transistors of the output stage. These 
level-shifters  are  designed  with  minimum  static  power  dissipation,  high-speed 
switching and minimum circuit-area, which directly influence the cost and yield figures 
of the product. In general one has to make a compromise between minimum circuit 
area and circuit efficiency.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4  Block diagram of high-voltage switch circuit topology.   
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Fig. 5 shows the circuit diagram of the high-voltage switch. Here, transistor M7 is 
used to drop most of the high-voltage across its drain-source terminals. M4 and M5 
are long and narrow channel transistors, resulting in a high cannel resistance. This 
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Figure 5   Circuit diagram of the high-voltage switch. Transistors M1 and M2 constitute the 
output stage, transistors M3-M8 form the driver circuit for HVPMOS, transistors M9-
M10 make driver circuit for HVNMOS. Vdd is a voltage source, Input signal provides 
a square wave signal between 0–5 volts. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6  Circuit diagram of high-voltage switch from literature [19]. 
 
The  transistor  model  is  then  used  in  LTSPICE  simulation.  The  simulation  is 
performed for an input signal frequency of 20 kHz and a load of 100 pF. The length 
Fig. 5. Circuit diagram of the high-voltage switch. Transistors M1
and M2 constitute the output stage, transistors M3–M8 form the
driver circuit for HVPMOS, transistors M9–M10 make driver cir-
cuit for HVNMOS. Vdd is a voltage source, input signal provides a
square wave signal between 0–5 volts.
drift-region doping density and threshold adjustment implant
this effect can be eliminated.
The electrical characteristics have shown that the proposed
high-voltage Chipﬁlm™ LDMOS can provide sufﬁciently
large switching voltages. Hence it can fairly well work as
a high-voltage switch for the integrated source/data drivers
of ﬂexible displays.
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The  transistor  model  is  then  used  in  LTSPICE  simulation.  The  simulation  is 
performed for an input signal frequency of 20 kHz and a load of 100 pF. The length 
Fig. 6. Circuit diagram of high-voltage switch from literature
(Declercq et al., 1993).
3 High-voltage switch for source/data drivers
A complementary arrangement of MOS transistors is often
used in the output stage of switching circuits. In high-voltage
switches a level-shifter is required between the low-voltage
input signal and the gate terminals of HVMOS transistors
of the output stage. These level-shifters are designed with
minimum static power dissipation, high-speed switching and
minimum circuit-area, which directly inﬂuence the cost and
yield ﬁgures of the product. In general one has to make a
compromise between minimum circuit area and circuit efﬁ-
ciency.
A general circuit topology of a high-voltage CMOS switch
is shown in Fig. 4. In this schematic a low-voltage input sig-
nal is directly and simultaneously applied to the driver cir-
cuits for the HVPMOS and HVNMOS of the output stage.
These driver circuits ensure the required voltage levels ac-
cording to the input signal at the gate terminals of HVPMOS
and HVNMOS transistor of the output stage. The switch
provides a high-voltage output signal in phase with the low-
voltage input signal.
Figure 5 shows the circuit diagram of the high-voltage
switch. Here, transistor M7 is used to drop most of the high-
voltage across its drain-source terminals. M4 and M5 are
long and narrow channel transistors, resulting in a high can-
nel resistance. This determines the current to primarily ﬂow
through M3, M7 and M8. Transistors M4 and M5, together
with M6, are used to drive transistor M3. Transistors M3 and
M8 will determine the amount of current through the driver
circuit and the voltage level at the combined drain terminals
of M3, M7 and M6.
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Figure 7  Output signal from high-voltage switches.  
 
Fig. 7a and 7b show the simulation results of the output signal of the circuit from Fig. 
5 and the output signal of the circuit design from [19], respectively. It can be seen 
that both circuits are able to provide rail-to-rail voltage at the output terminal.  
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Fig. 7. Output signal from high-voltage switches.
3.1 Performance comparison
In this section, we compare the performance of the circuit
shown in Fig. 5 with that of another one reported in Declercq
et al. (1993). The schematic of the circuit from literature
(Declercq et al., 1993) is depicted in Fig. 6. Both use the
same circuit topology illustrated in Fig. 4.
For the analysis and comparison of the performance of
both circuits, we extract the parameters for high-voltage thin-
ﬁlm LDMOS transistor structures and ﬁt them to a compact
transistor model.
In the circuit from Fig. 5, a current of 180  A flows during the first half cycle of the 
input signal whereas no current flows during the second half cycle (see Fig 8a). That 
relates to an average current of 90  A per cycle through the driver circuit of the 
HVPMOS.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
(a)  Current through the driver circuit of HVPMOS of output stage from Fig. 5 
 
 
 
 
 
 
               
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 (b)  Current through the driver circuit of HVPMOS of output stage from [19] 
 
Figure 8  Current through the driver circuit of HVPMOS transistors. 
 
Fig. 8b illustrates the current through the driver circuit of the HVPMOS for the circuit 
from [19]. The upper graph shows the current through driver circuit during the positive 
half cycle of the input signal whereas the lower graph shows the current during the 
negative half cycle. During both half cycles 180  A current flows through the driver 
(a) Current through the driver circuit of HVPMOS of output stage
from Fig. 5.
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Fig. 8b illustrates the current through the driver circuit of the HVPMOS for the circuit 
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(b) Current through the driver circuit of HVPMOS of output stage
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Fig. 8. Current through the driver circuit of HVPMOS transistors.
The transistor model is then used in LTSPICE simulation.
The simulation is performed for an input signal frequency
of 20kHz and a load of 100pF. The length and width of
high-voltage LDMOS transistors for both P-LDMOS and N-
LDMOS are set to L≈3.5µm and W≈50µm, respectively.
Figure 7a and 7b show the simulation results of the output
signal of the circuit from Fig. 5 and the output signal of the
circuit design from Declercq et al. (1993), respectively. It
can be seen that both circuits are able to provide rail-to-rail
voltage at the output terminal.
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In the circuit from Fig. 5, a current of 180µA ﬂows dur-
ing the ﬁrst half cycle of the input signal whereas no current
ﬂows during the second half cycle (see Fig. 8a). That relates
to an average current of 90µA per cycle through the driver
circuit of the HVPMOS.
Figure 8b illustrates the current through the driver circuit
of the HVPMOS for the circuit from Declercq et al. (1993).
The upper graph shows the current through driver circuit dur-
ing the positive half cycle of the input signal whereas the
lower graph shows the current during the negative half cy-
cle. During both half cycles 180µA current ﬂows through
the driver circuit. Thus, the average current over a complete
cycle of input signal is also 180µA.
Consideringthetransistorcount, bothcircuitsusethesame
number of transistors in the output stage and in the driver
circuits of HVNMOS transistor. The only difference is in the
driver circuit of the HVPMOS transistor, where the circuit
from Declercq et al. (1993) uses two high-voltage LDMOS
transistors. In contrast, the circuit from Fig. 5 has only one
high-voltage LDMOS transistor (see Figs. 5 and 6). This
shows that the circuit from Fig. 5 requires smaller circuit-
areaanddissipateslessstatic-powercomparedtocircuitfrom
Declercq et al. (1993), thus making it more efﬁcient.
4 Conclusions
We have developed a high-voltage Chipﬁlm™ LDMOS tran-
sistor structure on single-crystalline silicon for ﬂexible elec-
tronic display. The process involved is compatible with
CMOS standard processing. Simulation results showed that
with a silicon ﬁlm thickness of less than 10µm, by using the
Chipﬁlm™ process, the LDMOS structure has a breakdown
voltage of more than 100volts for both N-LDMOS and P-
LDMOS transistor structures. This LDMOS structure proves
to be well suited for use in a driver circuit chip on ﬂexible
display backplanes. It also provides adequately large switch-
ing voltages. The proposed device will signiﬁcantly improve
the performance of circuits on ﬂexible substrates. Moreover,
better circuit design of high-voltage switch for source/data
drivers will further enhance the efﬁciency.
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